



Digital regulation loop configured in Buck mode

FIG. 1A




Digital regulation loop configured in BOOST mode

FIG. 1B



Digital regulation loop configured in inverter mode

FIG. 1C



Digital regulation loop configured in SEPIC mode

FIG 1D




FIG. 2




FIG. 3




FIG. 4




FIG. 5